•Synchronous
SRAM
§Requires clock signal to manage or synchronize its control
signals; cache memory can then run in step with CPU
§Can be either burst or pipelined burst SRAM
•Burst
SRAM
§Data is sent in a two-step process: first the data address,
then a series of data transmissions